

ASTU-003/01US
Serial No.: 10/649,364
Filed: August 26, 2003
Page 9

REMARKS

Subject to the Examiner's entry of the amendments herein, claims 1-2, 4, 6-10, 12, 14-25 and 27-30 are pending in the application. Claims 1-16 and 27-30 were rejected in view of prior art. Claims 17-25 have been found to be allowable over the prior art of record.

Applicant appreciates receiving the recommendations provided by the Examiner in the above Final Office Action with respect to amendment of claims 1, 9 and 28. In this regard Applicant has, in order to facilitate prosecution and without prejudice, amended claims 1, 9 and 28 in the manner suggested by the Examiner. In particular, independent claims 1, 9 and 28 now recite that the first flow state is received from a common memory and that a modified first workspace portion and a modified second workspace portion are written back to the common memory. In view of the amendments made to claims 1 and 9, Applicant has canceled dependent claims (i.e., claim 3, 5, 11 and 13) reciting substantially the same or similar subject matter. It is therefore respectfully submitted that claim 1 and its dependent claims 2, 4, and 6-8 and 27 should be in a condition for allowance. Similarly, for these reasons and for those set forth below, claim 9 and its dependent claims 10, 12 and 14-16 should be in a condition for allowance. Finally, claim 28 and its dependent claims 29-30 should be in a condition for allowance.

In response to the comments by the Examiner relating to claim 9 within the Advisory Action dated February 3, 2009, Applicant observes that the specification describes one exemplary implementation of the protocol processing cores as follows:

"PPCs (e.g., 216-222) typically include a processor core and microcode (i.e., some form of sequential instructions for the processor core) that enables the PPC to process events that are submitted to it. They also typically include local memory, which the PPC can access without interfering with other PPCs, sufficient to hold the relevant flowstate data of a flow that the PPC is processing. It will typically be convenient to maintain much or all of the flowstate of a particular flow in the local memory of the PPC processing a message event for that flow. The PPC local memory may be organized into a number of blocks or "workspaces" that are each capable of holding a flowstate. PPCs will typically have a queue for incoming events, and workspaces for several different flows having events in the queue that are concurrently being processed by the PPC. "
[p. 18, lines 1-10]

ASTU-003/01US
Serial No.: 10/649,364
Filed: August 26, 2003
Page 10

Applicant is not aware of any authority for the proposition that a system or apparatus claim is non-statutory merely because the specification describes both hardware and/or software implementations of such a system or apparatus. Nonetheless, in order to advance prosecution of the application claim 9 has been amended to reflect that the protocol processing cores include, in one particular embodiment, hardware in the form of processor elements.

In view of the foregoing, all pending claims should be in a condition for allowance, which is respectfully requested. If there are any residual issues that can be resolved with a telephone call, the Examiner is requested to contact the undersigned.

The Commissioner is hereby authorized to charge any fees that may be due under 37 CFR §§ 1.16, 1.17 and 1.21, and to credit any overpayment to Deposit Account No. 50-1283 of the undersigned.

Dated: February 24, 2009


COOLEY GODWARD KRONISH LLP
ATTN: Patent Group
777 6th Street NW, Suite 1100
Washington, DC 20001

Tel: (858) 550-6000
Fax: (202) 842-7899

619630 v1/SID

Respectfully submitted,
COOLEY GODWARD KRONISH LLP

By:


Kevin J. Zimmer
Reg. No. 36,977